Abstract-The aim of the French regional research project presented. The prototyping platform and the first results are also SIMIPAA2, which continues the former national research described. SIMIPAA project, is the realization of a hardware simulator of MIMO propagation channels for UMTS and WLAN applications.
. Block diagram of a one-wa SISO channel. Section II of the paper deals with the architecture of the digital block of the hardware simulator. This section is divided into
The RF blocks and the channel model block have been two parts: General Characteristics and Digital Block describing described in [5] . For a one-way SISO (Single-Input Singlethe proposed architectures and several parameters useful to Output) channel, the first RF block realizes a frequency downdesign the hardware simulator. Last, in Section III, the accuracy conversion. Its function is to obtain a real signal with a power of the hardware digital block for both proposed architectures is spectrum within [0,B] frequency band to avoid complex computation and therefore to use less resources. The second RF
The channel models used by the simulator are obtained from between the sampled input signal and the channel impulse measurements by using a time domain MIMO channel sounder response hij(t,j). As for the frequency domain, the signal yj(t) of designed and realized at the IETR [6] . truncated depending on the number of bits of the input of the IFT block which gives the low-frequency output signal yx(t,l).
This development board is built with a module containing the After the D/A converter, the resulting signal represents the input Virtex-4 SX35 programmable component which contains a of the up-conversion RF unit. large number of arithmetic blocks. Moreover, the XtremeDSP For an indoor environment, the digital block operates in the Development board provides a complete platform for hightime domain. The FIR filter computes the convolution product performance signal processing applications. This board features dual-channel high-performance ADCs (AD6645) and DACs Between 3 and 10 pts, the relative error is insignificant but it (AD9772A) with 14-bit resolution, a support for external clock, is greater of using Xilinx MVAC FIR filter because this filter does not allow to reload the FIR filter coefficients. According to the Due to the A/D converter, the real input signal x(t) is resolution of the A/D and D/A converters, the input and the digitized on 14 bits, but 2 least significant bits are added in output of this filter have a 14-bit resolution. The coefficients of order to be accepted by the FFT block, which is equivalent to the channel impulse response have a 16-bit resolution. The 64 multiply the input signal by 4. The complex FFT output is coefficients are stored in the 32-block memory via the PCI bus, multiplied by the channel frequency response, stored in a each block storing two coefficients. These coefficients are read memory. This multiplier truncates its output on 24 bits (the at 100 MHz and the input data at 50 MHz. Thus, each FIR maximum value accepted by the IFT block). The real output of multiplier is used twice during two cycles. The simulated time the IFT block is truncated on 14 bits before to supply the D/A chain is described in Fig. 7 . converter. The output signal is presented in Fig. 5 . "XILINX" signal is the output of IFT block y(t) before truncation and Time domain "DAC" signal is the output with truncation on 14 bits. 10-1- Fig. 9 hwstereaie 0ro an heSR coptd oh output signal. Between 0.3 and 1 0is, the relative error is Figure 6 . Frequency domain error and SNR for a one-way SIS0 channel. insignificant. Without truncation, the global relative error is £ = 0.0105 0O and SNR= 79.56 dB. After 14-bit truncation, we the synchronization between these boards also needs one more obtain £ 0.0305 00 and SNR 70.32 dB. After a comparative study, in order to reduce the complexity Figure 9 . Time domain relative error and SNR for a one-way SISO channel. and the latency of the digital block, the output signal of the MIMO The frequency chain latency is measured between the time and WLAN frequency bands. The final objective of these when the data enter the FFT block and the time when the result measurements is to obtain realistic and reliable impulse is provided at the IFT output. The latency is roughly 45 ts responses of the MIMO channel in order to supply the digital according to the Modelsim tools.
block of the hardware simulator. As a development board has 2 ADC and 2 DAC, it can be Last, the digital block of the MIMO hardware simulator will connected to only 2 down-conversion RF units and 2 up-be implemented as an electronic module. A Graphical User conversion RF units. Therefore, 4 FIR filters are needed to Interface (GUI) will be also developed to allow the user to simulate a one-way 2 x 2 MIMO radio channel. For the time configure the channel parameters: environment type, channel domain, the V4-SX35 utilization summary is given in the Table model, time window, mobile speed, etc. III for 4 FIR 64 with their additional circuits used to ACKNOWLEDGMENT dynamically reload the coefficients of the FIR filters (i.e., the channel impulse response profiles). These coefficients are
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bus. For 4 filters with 64 coefficients, the measured reloading
